Abstract-The thermo-elastic strain is induced by through silicon vias (TSV) due to the difference of thermal expansion coefficients between the copper (-18 ppm/oC) and silicon (-2.8 ppm/oC) when the structure is exposed to a thennal ramp budget in the three dimensional integrated circuit (3D\C) process. These thermal expansion stresses are highly enough to introduce the delamination on the interfaces between the copper, silicon, and isolated dielectric. A compact analytic model for the strain field induced by different layouts of thermal copper filled TSVs with the linear superposition principle is found to have large errors due to the strong stress interaction between TSVs. In this work, a nonlinear stress analytic model with different TSV layouts is demonstrated by the [mite element method and the analysis of the Mohr's circle. The characteristics of stress are also measured by the atomic force microscope-raman technique with nanometer level space resolution. The change of the electron mobility with the consideration of this nonlinear stress model for the strong interactions between TSVs is �2-6% smaller than it with the consideration of the linear stress superposition principle only.
Introduction Device scaling beyond the 22-nm node encounters physical constraints and technological challenge. Three dimensional integrated circuits (3DICs) [1] [2] [3] [4] can increase the device density along the third dimension, whereas the conventional device scaling hits the red brick wall. The stacking of ICs with the through silicon vias (TSVs) has been a crucial technology for the vertical interconnections, resulting in the enhanced circuit perfonnance and the shrinkage of the system size. Since the filling materials of TSV s and silicon have different coefficients of thermal expansion (CTE), cooling from the process temperature to the device operation temperature leads to the strain field around TSVs. The thermo-elastic strains introduced by TSVs in the active area [5] [6] can affect the carrier mobility [7] [8] . Some previous works also show that the proper strain field can further enhance the device performance, whereas a keep-out zone [1, 4] should be known in advance for the purpose of minimizing variability in 1 devices. Therefore, the strain effect induced by TSVs should be formulated and taken into consideration for the chip design. The analytic modeling is of particular importance to know the details of the strain distribution for these 3DICs structure. In order to solve the problem on the strain field distribution analytically, Dr. Lu [9] used an isotropic two-dimension Lame solution and the linear superposition principle without taking the stress interaction between TSV s into consideration. It causes a larger error in the vicinity of TSV with specific circuit layout. In this work, a nonlinear stress analytic model for different TSV layouts is demonstrated by the finite element method (FEM) and the analysis of the Mohr's circle. The corresponding stress characteristics are also measured by the atomic force microscope (AFM)-raman technique with nanometer level space resolution. The experiential data show that nonlinear stress analytic model has the better accuracy near the vicinity of TSV.
II.
Experiment The 325 nm light of an argon laser is used for the polarized AFM-raman experiments demonstrated in our previous work [l0-11] . This light is focused through a microscope on the sample. Lasers are linearly polarized along x direction and the spectrometer has the strong polarization dependence. As a result, the polarized scans across the TSV structure and active region can be achieved in the backscattering mode. The sample is mounted on an automated XY stage under the microscope such that raman spectra can be recorded at different positions along the line on the sample. The FEM is used by a proprietary version of the ANSYS and FLOOPS software [8] . To comprehend the stress behavior, a displacement boundary condition equal to the burgers vector is introduced between nodes at the dislocation cores. The stress fields from the stress simulation are mapped onto the build structure in the electrical simulation tool. All simulated drive current differences in this work are due to the stress. Stress impact on the device mobility is captured with the model of related strained Si theory [12] [13] .
III. Results and Discussions
In order to investigate the characteristics of stress and see if it follows the linear superposition principle among different TSV layouts, Fig. l (a) and (b) shows the two dimensional simulated stress contour on the parallel TSV layout and the perpendicular TSV layout, respectively. The thermo-elastic strain in TSV is induced by the difference of CTEs between the copper (-18 ppm/oC) and silicon (-2.8 ppm/oC) when the structure is exposed to a thermal ramp budget in the 3DIC process. When the distance of two TSV s is close to � 15 m, the strong stress interactions between TSVs is observed by the AFM-raman spectra shown in the Fig. 2 and it leads to the strong nonlinear stress effect. With the observation of the stress distribution on the parallel TSV layout and the perpendicular TSV layout shown in the Fig. 3 ( a) and (b), the stress of case C is clearly not equal to the direct summation of case A and case B. It indicates that the linear superposition principle cannot be directly used to analysis the stress in 3DIC when the two close TSVs have the strong stress interactions. In this work, a nonlinear stress analytic model with different TSV layouts is demonstrated by the FEM and the analysis of the Mohr's circle. ) show the Mohr's circle for the stress analysis on the parallel TSV layout and the perpendicular TSV layout, respectively. Firstly, it is needed to note that the stress characteristics of the case C is clearly not equal to the direct summation of case A and case B for both cases. The strong stress interaction between two close TSV s leads to the nonlinear stress effect and the linear superposition principle cannot be directly used for the stress analysis. With the observation of the Mohr's circle, the left-shift of the Mohr's circle for the case C compared with it for the linear superposition between case A and case B shows that the real normal stress (case C) is smaller than it in the case of using the linear superposition principle (the direct summation of individual TSV induced stress in case A and case B). The reason is due to the stress interactions between two close TSVs. The additional TSV located between the device area and original TSV (shown in the Fig. 5(a) ) has the important influence on the transmission of the stress. In addition to the normal stress, the maximum shear stress, which is the radius of the Mohr's circle, for both TSV layouts is also needed to be evaluated.
For the case of parallel TSV layout shown in the Fig.  1 (a) , a smaller shear stress is observed in the Fig. 4(a) for the real case (case C) compared to the direct summation of case A and case B. The stress interaction between the two close TSVs, which reduces the mentioned normal stress, also reduces the maximum shear stress, seen by the decrease of the radius for the Mohr's circle of case C in the parallel layout. The stress from the right TSV shown in the Fig. Sea) is reduced as it is cut-off by another close TSV. Since the observation point (device position) is lay in-line with the two TSVs, the angular difference between the two major normal stresses is zero, which implies that the innate shear stress at the observation point (device position) is zero. It is demonstrated by the two critical points of the Mohr's circle for this parallel layout being on the X-axis in the Fig. 4(a) . After the understanding of the stress characteristics, the change of carrier mobility is also investigated in the Fig. 6 on these two different TSV layouts. [t can be found that the change of the electron mobility with the consideration of the nonlinear stress from the strong stress interactions between TSVs is �2-6% smaller than it with the consideration of the linear stress superposition principle only. It indicates that the management and model of stress and device performance for the modern complicated circuit and TSV layouts in 3D[C are needed to be carefully designed. The linear superposition cannot be used directly for the analysis of stress. The analytic nonlinear modeling is of particular importance to know the details of the strain distribution for these 301Cs structures.
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• -� $-9 IV. Conclusion Based on the demonstration of the FEM, the stress analysis with the Mohr's circle, and the actual stress measurement by the AFM-raman technique for the different layouts of TSVs in the 3D circuit, the linear superposition principle without taking the stress interaction between TSV s into consideration is found to causes a larger error for the stress estimation in the vicinity of TSV. The change of the electron mobility with the consideration of the nonlinear stress analytic model is �2-6% smaller than it with the consideration of the linear stress superposition principle only. These experimental results indicate that the stress interaction among TSVs plays an important role for the boost of the device performance and the minimization of the device variability in the future 3DICs. The analytic nonlinear modeling is of particular importance to know the details of the strain distribution for these 3DICs structures. 
